


# Princeville

PAGE	TITLE
01	BLOCK DIAGRAM
02	POWER FLOW
03	POWER SEQUENCE
04~09	CPU LGA1155 DDR3 A 1-6
10	DDR3 CHANNEL A G/F
11	DDR3 CHANNEL B G/F
12	DDR3 TERMINATION A&B
13	PLTRST CPU# & Smbus
14	Converter Controller
15~23	INTEL PCH 1-9
24	SATA Connector
25	Mini CARD(mSATA) & BT
26~29	Scalar IC
30	LVDS CONN
33	VGA CONN
34	REAR & SIDE IO CON
35	USB Charging Controller
36	PCH DPWROK
37	Mini Card(WL)
38	Mini Card(TVT)
39	Misc. conn&Touch&Wcam&RTC
40	Audio codec ALC898
41	Amp TPA3110D2
42	Amp Switch
43	FAN
44	FRONT PANEL& TB
45	SM BUS & SPI ROM
46~47	SIO(8519)
48	IR LEDs
50	LOAD_SWITCH +12VSB. +12V_D
51	+1P5V DUAL & +1P2V
52	+VTT_DDR&+1P1VSB USB
53	+1P00V CPUIO&+0P85V_SA
54	POWER PROTECT
55	+3P3VSB&+5VSB
56	+1P00V CPUIO CAP
57	+VCORE CONTROLLER
58	+VCORE CAP
59	+V_AXG DRIVER
60	+VCORE DRIVER 1-2
61	+VCORE DRIVER 2-2
62	+1P05V&+1P05V_PCH
63	PCH XDP DEBUG CONNECTOR
64	CPU XDP DEBUG CONNECTOR
65	SCREW HOLE
66	VGA-N12P_MEM DDR3 64X16_CHA
67	VGA-N12P_MEM DDR3 64X16_CHB
68	VGA-N12P_STRAPPING+EEPROM
69	MXM.VGA-N12P_Xtal/Thermal
70	MXM.VGA_N12P_HDMI DMC
71	MXM.VGA_N12P_HDMI2 AV
72	MXM.VGA_N12P_MEM Ctrl
73	MXM.VGA_N12P_PCI-E I/F
74	MXM.VGA_N12P_PCI-E LVDS_VGA
75	MXM.GPU Discharge
76	MXM.VGA_N12P_POWER&GND
77	MXM.NVDD



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : BLOCK DIAGRAM


Engineer: River Yang

Size A2 Project Name IPIMB-PV Rev 1.01

DATE: Thursday, February 23, 2012 Sheet 1 of 71







PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : **DDR3\_A 1-6**

PEGATRON CORPORATION Engineer: **River Yang**

Size A3	Project Name <b>IPIMB-PV</b>	Rev 1.00
------------	---------------------------------	-------------

Date: Thursday, February 23, 2012 Sheet 4 of 71





PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : **PCIE/DMI/FDI 3-6**

PEGATRON CORPORATION Engineer: **River Yang**

Size A3	Project Name <b>IPIMB-PV</b>	Rev 1.00
------------	---------------------------------	-------------

Date: Thursday, February 23, 2012 Sheet 6 of 71

CK\_100M\_DMI# >>> 20  
CK\_100M\_DMI# >>> 20  
CK\_100M\_CPU\_XDP >>> 64  
CK\_100M\_CPU\_XDP# >>> 64

+1P00V\_CPUIO

NOTE: Place near CPU

+1P5V\_DUAL

NOTE:

Place HR57 near CPU 2"-3"

57 VIDSCLK  
VIDSOUT  
VIDALERT#

PLTRST\_CPU#  
CPUPWRGD  
DRAM\_PWROK

HR58  
1K

NOTE:

For VR Debug

TBD: CRB 0.7 is NI

+1P00V\_CPUIO

HR16  
1K

HR17  
1K

HR18  
51

NOTE:

CRB UN-STUFF

HR19  
51

PECL\_PCH <<< NI HR21 1 2 0

H\_PECI <<< VP HR20 1 2 0

PROCHOT#  
H\_THMTRIP#  
PM\_SYNC

+1P8V\_SFR

20 PROC\_SEL <<<

HR14 1 2 2.2K

H\_DDR\_VREF


SKTOCC#

CPU\_CFG0 >>> 64

NOTE:

CFG[0~15] is IPU

CFG6	CFG5	Description
1	1	X16(Default)
1	0	2X8
0	1	Reserved
0	0	X8, X4/X4



CFG[2]: PCI Express\* Static x16 Lane Numbering Reversal.  
- 1 = Normal operation  
- 0 = Lane numbers reversed

XUIE

W2 BCLK\_0  
W1 BCLK#\_0  
C40 RSVD\_001  
D40 RSVD\_002

C37 VIDSCLK  
B37 VIDSOUT  
A37 VIDALERT#

F36 RESET#  
J40 UNCOREPWRGOOD  
AJ19 SM\_DRAMPWROK

MISC

J35 PECL\_CATERR#  
E37 PROCHOT#  
G35 THERMTRIP#  
E38 PM\_SYNC

AJ22 SM\_VREF  
K32 SKTOCC#  
K32 PROC\_SEL

H36 CFG\_0  
J36 CFG\_1  
J37 CFG\_2  
K36 CFG\_3  
L36 CFG\_4  
N35 CFG\_5  
L37 CFG\_6  
M36 CFG\_7  
J38 CFG\_8  
L35 CFG\_9  
M38 CFG\_10  
N36 CFG\_11  
N38 CFG\_12  
N39 CFG\_13  
N37 CFG\_14  
N40 CFG\_15

CFG\_16  
CFG\_17

AT14 RSVD\_016  
AY3 RSVD\_023  
H7 RSVD\_028  
H8 RSVD\_029

SOCKET\_1155P

P34 VCCSA\_VID  
T2 VCCSA\_SENSE  
A36 VCC\_SENSE  
B36 VSS\_SENSE  
AB4 VCCIO\_SENSE  
AB3 VSSIO\_SENSE  
L32 VCCAXG\_SENSE  
M32 VSSAXG\_SENSE

TDO  
TDI  
M40 TCK  
L38 TMS  
J39 TRST#

K38 PRDY#  
K40 PREQ#  
E39 DBR#

BPM#\_0  
BPM#\_1  
BPM#\_2  
BPM#\_3  
BPM#\_4  
BPM#\_5  
BPM#\_6  
BPM#\_7

H40 BPM0#  
H38 BPM1#  
G38 BPM2#  
G40 BPM3#  
G39 BPM4#  
F38 BPM5#  
E40 BPM6#  
F40 BPM7#

RSVD\_024  
RSVD\_030  
RSVD\_037  
RSVD\_036  
RSVD\_033

RSVD\_040  
RSVD\_039  
RSVD\_018  
RSVD\_020  
RSVD\_038  
RSVD\_032  
RSVD\_034

RSVD\_035  
RSVD\_050  
RSVD\_053  
RSVD\_051  
RSVD\_052

SOCKET\_1155P

NOTE:

Place near XDP connector

+1P00V\_CPUIO

+1P00V\_CPUIO

NOTE:

Place near CPU

HR8 51

HR9 51

HR10 51

HR12 51

HR13 51

+3P3VSB

NI HR15 220

H\_PRDY# 64  
H\_PREQ# 64  
SYS\_RESET\_DBR# 63,64

NOTE: TBD: CRB is NI

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : MISC 4-6




PEGATRON CORPORATION Engineer: River Yang

Size A3 Project Name IPIMB-PV Rev 1.00



Date: Thursday, February 23, 2012 Sheet 7 of 71









改為9.2H




## R1.03 BOM





# NOTE:

## DIMM Placement for different platform



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : DDR3 TERMINATION A&B





PEGATRON CORPORATION Engineer: River Yang

Size A3 Project Name IPIMB-PV Rev 1.00

Date: Thursday, February 23, 2012 Sheet 12 of 71

PLTRST\_CPU#

R1.02



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PLTRST\_CPU#&SMbus

PEGATRON CORPORATION Engineer: River Yang


Size A3 Project Name IPIMB-PV Rev 1.00

Date: Thursday, February 23, 2012 Sheet 13 of 71



**NOTE:** Strapping Options Flash

GNT1#	SATA1GP /GPIO19	Boot Device
0	0	LPC
1	0	PCI
1	1	SPI



PCI




SMBUS

RTC

SPI


Rev=1.0

於R1.03版修改線路否則會導致漏電<EE\_SCL&EE\_SDA 方需接至normal power>



NOTE:

Used for for DMI, PCIe(Pcie 2.0 jitter spec compliant).



NOTE:

trace length < 450 mils

R1.02


Card Reader

USB3.0

WLAN

TVT

LAN




SU1B


DMI

PCIe

PANTHERPOINT



USB




NOTE:

trace length < 200 mils

R1.03

NOTE: Place capacitors near USB3.0 connector or header



NOTE:

Used for integrated graphics, generate USB backbone, 24MHz HDA bit, and 48MHz clock.

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCIe/USB/DMI 2-9

PEGATRON CORPORATION Engineer: River Yang


Size Project Name

A3 IPIMB-PV

Date: Thursday, February 23, 2012 Sheet 16 of 71





SR40	SR41	Description
I	NI	iAMT
NI	I	non iAMT




**NOTE:**  
HDA\_SDO  
Disable ME in Manufacturing Mode  
--> connect to 3.3VSB.




**NOTE:**  
HDA\_SYNC  
On-die PLL VR voltage selector.  
Hi: supplied by 1.5V.  
Low: supplied by 1.8V.



**NOTE:**  
For platform not supporting deep sleep connect directly to RSMRST#.  
The DSW rails must be stable for at least 10 ms before DPWROK is asserted to PCH.



**R1.03 BOM**



**NOTE:**

PIN	HIGH	LOW	DESCRIPTION
GPIO15	Enable	Disable	TLS confidentiality
GPIO28	Enable	Disable	On-Die PLL VR





**NOTE:**  
Install those cap during initial power-on.

**NOTE:**  
Splitting 2 power trace/shape  
on pin Y20/Y22/V22 to other pins.

**NOTE:**  
Trace needs  
to be at least  
20 mils width  
with full VSS/  
VCC reference  
plane

**NOTE:**  
Splitting 2 power trace/shape

**NOTE:**  
Install SCB12 during initial power-on.

SU1G

PANTHERPOINT

VccCore\_001  
VccCore\_002  
VccCore\_003  
VccCore\_004  
VccCore\_005  
VccCore\_006  
VccCore\_007  
VccCore\_008  
VccCore\_009  
VccCore\_010  
VccCore\_011  
VccCore\_012  
VccCore\_013  
VccCore\_014  
VccCore\_015  
VccCore\_016  
VccCore\_017  
VccCore\_018  
VccCore\_019  
VccCore\_020  
VccCore\_021  
VccCore\_022

VccIO\_018  
VccSSG\_01  
VccSSG\_02  
VccIO\_001  
VccIO\_002  
VccIO\_003  
VccIO\_004  
VccIO\_013  
VccIO\_012  
VccIO\_014

VccDIFFCLKN\_01  
VccDIFFCLKN\_02  
VccDIFFCLKN\_03

VccAFDIPLL  
VccAClk

VccAPLLEXP  
VccAPLLSATA  
VccAPLLDMI2

VccClkDMI  
VccADAC

VccADPLL  
VccADPLLB

AC24  
AC26  
AC28  
AC30  
AC32  
AE24  
AE28  
AE30  
AE32  
AE34  
AE36  
AG32  
AG34  
AJ32  
AJ34  
AJ36  
AL32  
AL34  
AN32  
AN34  
AR32  
AR34

AE40  
AC20  
AE20  
AV24  
AV26  
AY25  
AY27  
V36  
Y36  
Y28

AE15  
AE17  
AG15

C54  
AL5

B53  
U56  
A19  
AJ20  
AT1  
AB1  
AC2

VCCADAC


VCCA\_DPLLA  
VCCA\_DPLLB

**NOTE:**  
Splitting 2 power trace/shape  
on pins AV24/AV26 to AY25/AY27,  
and AE40 to AG38/AG40.

**NOTE:**  
Splitting 2 power traces  
on pins AC20 to AE20.

**NOTE:**  
VccAFDIPLL and VccAClk  
can be NC in on-die VR mode.

**NOTE:**  
VccAPLLEXP, VccAPLLSATA, and VccAPLLDMI2 can be NC  
in On-Die VR mode.




**NOTE:**

Place SCB59 and SCB66 near pin AU20,  
SCB60 near pin AL38,  
SCB61 and SCB67 near BC17.

**NOTE:**

Splitting 2 power trace/shape on  
pin AV20/AU20 and AU22.

**NOTE:**

Install SCB58 during initial power-on.

**NOTE:**

Just for measurement.


CRB 0.7 is 1uF

SU1H

VccSusHDA  
VccSPI  
Vcc3\_3\_09  
Vcc3\_3\_10  
Vcc3\_3\_07  
Vcc3\_3\_05  
Vcc3\_3\_06  
Vcc3\_3\_02  
Vcc3\_3\_03  
Vcc3\_3\_04  
Vcc3\_3\_08  
Vcc3\_3\_01  
V\_PROC\_IO  
V\_PROC\_IO\_NCTF  
DcpSST  
DcpSusByp  
DcpSus\_01  
DcpSus\_02  
DcpSus\_03  
VccRTC  
DcpRTC  
DcpRTC\_NCTF

PANTHERPOINT

V5REF\_SUS  
V5REF  
VccVRM\_01  
VccVRM\_04  
VccVRM\_03  
VccVRM\_02  
VccDFTERM\_01  
VccDFTERM\_02  
VccSus3\_3\_011  
VccSus3\_3\_002  
VccSus3\_3\_003  
VccSus3\_3\_004  
VccSus3\_3\_005  
VccSus3\_3\_006  
VccSus3\_3\_007  
VccSus3\_3\_008  
VccSus3\_3\_009  
VccSus3\_3\_010  
VccSus3\_3\_001  
VccDSW3\_3  
VccRTC  
DcpRTC  
DcpRTC\_NCTF

**NOTE:**

Install SCB31 during initial power-on.

**NOTE:**

Splitting 2 power trace/shape on  
pin AV28, AY31/AY33, and AV30/AV32.

**NOTE:**

Place SCB53 near pin BT35, SCB54 near pin U31,  
and SCB69 near pin AV30/AT40.

**NOTE:**

Place SCB56 near PCH within 40mils.

**NOTE:**

NI or install is decided to DSW support or not.

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VCCSUS 8-9

PEGATRON CORPORATION Engineer: River Yang

Size A3 Project Name IPMB-PV

Date: Thursday, February 23, 2012 Sheet 22 of 82


Rev 1.00






**SATA POWER CONN.**

## SATA HDD CON




SATA CONTROLLER #1  
(MASTER)  
COLOR = DARK BLUE




ODD POWER CONN.

**SATA ODD CON**



SATA CONTROLLER #2  
(SLAVE)  
COLOR = WHITE














# mSATA

R1.02

R1.02



## Internal I/O BLUE TOOTH



U9422C

**HDMI-A**

RXACKN  
RXACKP  
RXA0N  
RXA0P  
RXA1N  
RXA1P  
RXA2N  
RXA2P  
HOTPLUGA/PMGPIO14  
DDCDA\_DA/RS232\_TX1/PMGPIO13  
DDCDA\_CK/RS232\_RX1/PMGPIO12

**HDMI-B**

RXBCKN  
RXBCKP  
RxB0N  
RxB0P  
RxB1N  
RxB1P  
RxB2N  
RxB2P  
DDCDB\_CK/PMGPIO16  
DDCDB\_DA/PMGPIO17  
HOTPLUGB/PMGPIO15

**HDMI-C**


RXCCKN  
RXCCKP  
RxC0N  
RxC0P  
RxC1N  
RxC1P  
RxC2N  
RxC2P  
HOTPLUGC/PMGPIO20  
DDCDC\_DA/PMGPIO11  
DDCDC\_CK/PMGPIO10

**ADC**

HSYNC0  
VSYNC0  
DDCA\_DA/RS232\_TX0/PMGPIO22  
DDCA\_CK/RS232\_RX0/PMGPIO21  
SOGIN0  
RINOP  
GINOM  
GINOP  
GINOM  
BINOP  
BINOM

**DP-RX**

DP\_AUXN  
DP\_AUXP  
GND\_DP5  
DP\_RX0P  
DP\_RX0N  
GND\_DP4  
DP\_RX1P  
DP\_RX1N  
GND\_DP3  
DP\_RX2P  
DP\_RX2N  
GND\_DP2  
DP\_RX3P  
DP\_RX3N  
GND\_DP1  
DP\_SDM  
DP\_HPD  
GND\_DP6



R1.02

R1.03A

MST9685D

R1.02

R1.03A

R1.03

U9422B

**LVDS-A**

LVA0P  
LVA0M  
LVA1P  
LVA1M  
LVA2P  
LVA2M  
LVACKP  
LVACKM  
LVA3P  
LVA3M  
LVA4P  
LVA4M

**LVDS-B**

LVB0P  
LVB0M  
LVB1P  
LVB1M  
LVB2P  
LVB2M  
LVBCKP  
LVBCKM  
LVB3P  
LVB3M  
LVB4P  
LVB4M

**LVDS-C**

LVC0P  
LVC0M  
LVC1P  
LVC1M  
LVC2P  
LVC2M  
LVCKP  
LVCKM  
LVC3P  
LVC3M  
LVC4P  
LVC4M

**LVDS-D**

LVD0P  
LVD0M  
LVD1P  
LVD1M  
GND59  
LVD2P  
LVD2M  
GND69  
LVDCKP  
LVDCKM  
GND61  
LVD3P  
LVD3M  
GND68  
LVD4P  
LVD4M

MST9685D

F20  
F19  
F18  
G19  
G18  
H19  
H18  
J18  
J19  
K18  
K19  
K20

L20  
L19  
L18  
M19  
M18  
N20  
N19  
P18  
P19  
R18  
R19  
R20

T20  
T19  
T18  
U19  
U18  
V20  
V19  
W18  
W19  
Y18  
Y19  
Y20

Y17  
W17  
U17  
T17  
T16  
V15  
U15  
T14  
U14  
T13  
U13  
W13  
Y13

**PEGATRON** Title : **HDMI to LVDS-1**

PEGATRON CORPORATION Engineer: **River Yang**


Size Project Name



A3 IPIMB-PV Rev 1.00

Date: Thursday, February 23, 2012 Sheet 26 of 71









**NOTE:**  
Place those cap close to CON5161



<Variant Name>			
<b>PEGATRON</b>		Title : <b>MHL</b>	
<OrgName>		Engineer: <b>River Yang</b>	
Size	Project Name		Rev
<b>A2</b>	<b>IPMB-FV</b>		<b>1.00</b>
Date: <b>Thursday, February 23, 2012</b>		Sheet	<b>31</b> of <b>71</b>




<Variant Name>		
<b>PEGATRON</b>		<b>Title :</b> HPD DET
<b>R&amp;D 2</b>		<b>Engineer:</b> River Yang
Size A3	Project Name <b>IPIMB-PV</b>	Rev 1.00
Date: Thursday, February 23, 2012		
Sheet 32 of 71		




**NOTE:**




REAR IO CONN



SIDE IO CONN




GL888 SOP-8






R1.02

GL888 SOP-8



R1.02



Controlled Status		Power Switch
Option1	0	Disable
PSW_EN1	1	Enable

Controlled Status		Power Switch
Option1	0	Disable
PSW_EN2	1	Enable


		CHG_MOD0	Charge Mode
		0	CDP mode
		1	Auto mode (DCP and Apple 2A)

&lt;Variant Name&gt;

**PEGATRON** Title : USB Charging Controller-1  
 PEGATRON CORPORATION Engineer: River Yang

Size	Project Name	Rev
A3	IPIMB-PV	1.00


Date: Thursday, February 23, 2012 Sheet 35 of 82




<Variant Name>

<b>PEGATRON</b>		Title :	<b>PCH_DPWROK</b>
PEGATRON CORPORATION		Engineer:	<b>River Yang</b>
Size A4	Project Name <b>IPIMB-PV</b>		Rev <Rev>
Date: Thursday, February 23, 2012	Sheet	36	of 71


# Mini Card(WL)



## Mini Card (TVT)



## External RTC Circuitry




Battery Socket

## CLR PASSWORD CIRCUIT



PASSWORD	
1-2	CLEAR
2-3	Default

## CLR CMOS CIRCUIT


CMOS RTC	
1-2	CLEAR
2-3	Default




## TOUCH



## CAMERA MODULE



















## FRONT PANEL




TOUCH BUTTON<sup>+3P</sup>




## Power supply LED





TOP SIDE VIEW

To PCH, and PCIE Slot




## SM BUS Control


CRB is 8.2Kohm

To DIMMs, TPM, and XDP Debug Port

E16:12  
MINI\_JUMPER



## SPI BIOS ROM -64Mb



### NOTE:

Dual SPI BIOS ROM  
FR5107, F5105 and F5108 are 33ohm.

64Mb: 05X00Z2GE330

### NOTE:

Dual SPI BIOS ROM  
F3R5 and F3R6, F3R8 and F3R9 are 33ohm.

PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : SM BUS & SPI ROM

PEGATRON CORPORATION Engineer: River Yang

Size A3	Project Name IPIMB-PV	Rev 1.00
------------	--------------------------	-------------

Date: Thursday, February 23, 2012 Sheet 45 of 71

Pin39:  
System clock input 24/48  
MHz (Default : 48MHz)


Pin 31: SERIRQ  
Please check if SB side already  
have a pull-up resistor!

SOUT1=0 : SE  
SOUT1=1 : 4E(Default)  
SOUT2=0 : SPI ENABLE  
SOUT2=1 : SPI DISABLE(Default)  
DTR1=0 : FAN DUTY 100%  
DTR1=1 : FAN DUTY 40%(Default)  
DTR2=0 : SPI Primary  
DTR2=1 : SPI back up(Default)  
RTS2=0 : LINEAR FAN  
RTS2=1 : PWM FAN(Default)

Pull-up resistor in connector side


Pin 119/127 (R16/R128)  
Belong to main power, please also connect two pin to SB Ring pin  
(stand-by power ) if your serial port need to support wake-up  
function.

PEGATRON		Title : 80-F7188A-1-2	
Project Name		Engineer: River Yang	
Rev	As	IPMB-PV	Rev
1.0	1.0		1.0





於R1.03版修改線路否則會導致漏電<MOS方向>

Debug Card CON











## IR Blaster



<Variant Name>			
Title			
IR/IR BLASTER			
Size B	Document Number IPIMB-OP		Rev <Rev Code>
Date:	Thursday, February 23, 2012	Sheet 49 of 88	







+12VSB  
Iin=7A  
Trace Width>210mil

+5VSB  
I<sub>max</sub>=12.6A  
TDC=8.82A  
Trace Width>400mil


+3P3VA  
I<sub>max</sub>=0.2A  
Trace Width>30mil




+19VSB  
I<sub>in</sub>=2.92A  
Trace Width>90mil

+3P3VSB  
I<sub>max</sub>=7.68A  
TDC=5.4A  
Trace Width>230mil

OCF :  
+5VSB : 29A  
+3P3VSB : 20.1A  
  
FSW :  
+5VSB : 245kHz  
+3P3VSB : 305kHz









Place close to CPU bottom side

#### VCCIO Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560μF	3	7mΩ	1.4nH	Output	Various. See layout figures	1
22μF 0805 X5R	9	5mΩ	0.55nH	Output	Inside processor socket cavity	1, 2, 3
0805 placeholders	16				Backside	













# Output CAP

Table 30-2. Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	North of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	18	5mΩ	0.55nH	Output	14 - Inside processor socket cavity 4- North of processor - as close to RM keep-out as possible	1, 2 3
Aluminum Electrolytic 390µF	4	51mΩ	6.1nH	Input		1
4.7µF X5R	9	7mΩ	0.6nH	Input		1

PL-CAP \*4 +2(NI)  
MLCC \*18 +3(NI)





<b>PEGATRON</b>		<b>Title : +1P05V_ME</b>	
PEGATRON CORPORATION		<b>Engineer: XXXX-XX</b>	
Size A3	Project Name <b>IPIMB-PV</b>	Rev 1.00	
Date: Thursday, February 23, 2012		Sheet	62 of 71

A diagram of a vertical rectangular container. Inside, there are two columns of blue blocks. The left column is labeled '1' at the top and '60' at the bottom. The right column is labeled '2' at the top and '5' at the bottom. A red oval is at the top right.


BOTTOM SIDE VIEW

**PEGATRON** Title : PCH XDP DEBUG

**PEGATRON CORPORATION**      **Engineer:**    *River Yang*

Size	Project Name	Rev
A3	<b>IPIMB-PV</b>	1.00





Date: Thursday, February 23, 2012 Sheet 63 of 82



HRS/DF9C-31S-1V(22)  
PCB FOOTPRINT





Date: Thursday, February 23, 2012 Sheet 64 of 82






VESA mount hole


於BOTTOM LAYER 上



























GPIO	Function	GPIO	Function
GPIO 0	Debug Service Header/ALT Fan PWM	EXPND 0	I2C PORT C
GPIO 1	NVDD VID 2	EXPND 1	Level Shifter Error Correction
GPIO 2	LCD Brightness Control (BL PWM)	EXPND 2	Power Sequencer Margin*
GPIO 3	LCD Power Enable (PPEN)	EXPND 3	Power Sequencer MR*
GPIO 4	LCD Backlight Enable (BLEN)	EXPND 4	ALT Debug Service Header
GPIO 5	NVDD VID 0		
GPIO 6	NVDD VID 1		
GPIO 7	3D STEREO		
GPIO 8	GPU Overtemp		
GPIO 9	GPU Thermal Alert		
GPIO 10	FB Vref Control		
GPIO 11	FBVDD/Q VID		
GPIO 12	PWR_Level AC Detect		
GPIO 13	PS1 & PS2 Vprgm Enable		
GPIO 14	HPD for IFF AB (not used)		
GPIO 15	HPD for IFF C (DP)		
GPIO 16	Fan PWM Control		
GPIO 17	HPD for IFF D (eDP)		
GPIO 18	HPD for IFF E (DP)		
GPIO 19	HPD for IFF F (DP)		
GPIO 20	<not used>		
GPIO 21	<not used>		











ROM\_SCLK 5k to 3.3V  
 ROM\_SI 25k to GND  
 ROM\_SO 10K to 3.3V  
 STRAP0 5k to GND  
 STRAP1 5k to GND  
 STRAP2 20K to 3.3V  
 STRAP3 5k to GND  
 STRAP4 45k to GND  
 2G Hynix ROM\_SI PD 25K 0315-00P0000  
 2G Samsung ROM\_SI PD 30K 0315-00V90DE

R1.03 BOM



+1P5V\_GPU

U9423D


15/19 FBVDDQ

AA27  
AA30  
AB27  
AB33  
AC27  
AD27  
AE27  
AF27  
AG27  
B13  
B16  
B19  
E13  
E16  
E19  
H10  
H11  
H12  
H13  
H14  
H15  
H16  
H18  
H19  
H20  
H21  
H22  
H23  
H24  
H8  
H9  
L27  
M27  
N27  
P27  
R27  
T27  
T30  
T33  
V27  
W27  
W30  
W33  
Y27  
Y27

FB\_VDDQ\_SENSE  
FB\_GND\_SENSE  
FB\_CAL\_PD\_VDDQ  
FB\_CAL\_PU\_GND  
FB\_CAL\_TERM\_GND

N13P-GS

+1P5V\_GPU




Place close to GPU balls

Place close to BGA

FBA

+1P5V\_GPU



Place close to GPU balls

Place close to BGA

FBB

U9423H

10/19 XVDD

CONFIGURABLE  
POWER  
CHANNELS

XVDD\_1 U1  
XVDD\_2 U2  
XVDD\_3 U3  
XVDD\_4 U4  
XVDD\_5 U5  
XVDD\_6 U6  
XVDD\_7 U7  
XVDD\_8 U8  
  
XVDD\_9 V1  
XVDD\_10 V2  
XVDD\_11 V3  
XVDD\_12 V4  
XVDD\_13 V5  
XVDD\_14 V6  
XVDD\_15 V7  
XVDD\_16 V8  
  
XVDD\_17 W2  
XVDD\_18 W3  
XVDD\_19 W4  
XVDD\_20 W5  
XVDD\_21 W7  
XVDD\_22 W6  
  
XVDD\_23 Y1  
XVDD\_24 Y2  
XVDD\_25 Y3  
XVDD\_26 Y4  
XVDD\_27 Y5  
XVDD\_28 Y6  
XVDD\_29 Y7  
XVDD\_30 Y8  
  
XVDD\_31 AA1  
XVDD\_32 AA2  
XVDD\_33 AA3  
XVDD\_34 AA4  
XVDD\_35 AA5  
XVDD\_36 AA6  
XVDD\_37 AA7  
XVDD\_38 AA8








N13P-GS


PEGATRON B-RESTRICTED SECRET

PEGATRON CORPORATION Engineer: River Yang




Size A3 Project Name IPIMB-PV Rev 1.01

Date: Thursday, February 23, 2012 Sheet 77 of 78






























# R1.03 BOM



# R1.03 BOM



# R1.02 WOC

NVDD  
Imax=36A  
TDC=25.2A

# R1.02 WOC

PEGATRON Title : NVDD

PEGATRON CORPORATION Engineer: Cryus, MJ






Size Project Name IPPSB-SFA


Date: Thursday, February 23, 2012 Sheet 80 of 87




Output CAP

+V\_AXG : 0 ~ 1.52 V





## GPU POWER DISCHARGE



R1.03

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, February 23, 2012	Sheet 82 of 82